

**ERROR SIGNAL UNIT UN1/579**

**Introduction**

The UN1/579 accepts inputs of a video signal, mixed sync pulses, test-line trigger pulses and a digital error signal: it produces two error signal outputs and two outputs of a gated portion of the test-line signal.

The UN1/579 is constructed on a CH1/12A chassis with index-peg positions 2 and 42.

Test-line trigger pulses are fed to a logic circuit which samples the bar in the test-line signal on the second of each successive pair of fields for which there is a trigger pulse. Waveforms found in this circuit are given in Fig. 2.

**Circuit Description**

The circuit diagram of the UN1/579 is given in




Fig. 1. Block Diagram of the UN1/579

**General Description**

A block diagram of the UN1/579 is given in Fig. 1. The amplified video input signal is sampled during the back-porch period by pulses derived from the mixed sync pulse input. The sample of blanking level is amplified and fed back to the input amplifier to stabilise the blanking level of the signal fed to the detector. The output of the detector is related to the maximum level of the video input signal. This level does not normally exceed the white-level which occurs during the test-line signal. The output of the detector is compared with a reference voltage in a difference amplifier which produces an analogue error signal.

Fig. 3 on page 3. The input amplifier, which includes transistors TR1 and TR2 connected as a complementary Darlington emitter follower, feeds a band-stop filter used to reduce the level of any chrominance signal. This is followed by transistors TR3 to TR5 which form part of a three-stage negative-feedback amplifier.

The emitter follower TR8 of the detector has a thermistor in its base circuit to compensate for temperature drift in the detector. The detector is made up of two stages each of which comprises a diode (D1 or D3), a capacitor (C9 or C10) and a complementary Darlington emitter follower. Diode D2 provides an additional charging path for




Fig. 2. Waveforms in the UN1/579

capacitor C9 when the unit is switched on.

D.C. negative feedback is provided in the error signal amplifier from the emitter of transistor TR18 to the emitter of transistor TR16. Signal negative feedback is also provided from the collector of transistor TR18 to the base of transistor TR14 in the difference amplifier. This feedback restricts the amplitude-frequency response of these amplifiers to frequencies below 100 Hz.

Diode D11 is a catching diode to assist the recovery time of the circuit, after a reduction of the input video signal level, by preventing the emitter of transistor TR18 from becoming negative. Diodes D4 and D5 prevent interaction between the output of the error signal amplifier and the digital error signal input. The error signal output

is the more positive of these two signals.

Mixed sync pulses are differentiated and fed via a common-base transistor TR7 to the base of a switching transistor TR6. The sampled video waveform, integrated in resistor R20 and capacitor C4, is fed via a three-stage d.c. amplifier (transistors TR22 to TR24) to the base of transistor TR3.

In the logic circuit capacitor C20 discharges via the back resistance of diode D10 if the trigger pulse input fails. When the trigger pulses are reapplied capacitor C20 is recharged and this delays the start of the gated test-line signal output.

#### Test Procedure

The UN1/579 is tested as part of its parent unit.

MJR 2/68




Fig. 3. Circuit of the UN1/579